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The static switching properties and readout characteristics of proposed high-speed and nonvolatile nanoelectromechanical (NEM) memory
devices are investigated. By conducting a three-dimensional finite element mechanical simulation combined with an electrostatic analysis,
we analyze the electromechanical switching operation of a mechanically bistable NEM floating gate by applying gate voltage. We show that
switching voltage can be reduced to less than 10V by reducing the zero-bias displacement of the floating gate and optimizing the cavity
structure to improve mechanical symmetry. We also analyze the electrical readout property of the NEM memory devices by combining the
electromechanical simulation with a drift-diffusion analysis. We demonstrate that the mechanically bistable states of the floating gate can
be detected via the changes in drain current with an ON/OFF current ratio of about 3  104.
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1. Introduction
Over the past few decades, silicon nanofabrication tech-
niques for very large scale integrated circuit (VLSI) have
been developed, and the performance of a complementary
metal–oxide–semiconductor (CMOS) circuit has drastically
been improved. The development of microfabrication
technologies have also enabled the fabrication of micro-
electro-mechanical systems (MEMSs) such as cantilever
beams and membranes, and their applications to sensors,
resonators, and so on.1,2) In addition, MEMSs have recently
been miniaturized to sub-micron/nanoscale, which are
called nanoelectromechanical systems (NEMS), whose
mechanical and electrical properties have extensively been
investigated.3–6) For example, an oscillation frequency of
over 1GHz has already been reported for a 1.1-mm-long
SiC-based beam.6) Since the operation speed of NEMS
increases primarily inversely proportional to their character-
istic lengths, extremely fast NEMS with a switching time
close to that of electronic devices may be realized by
reducing their dimensions into the 100-nm regime. It may
therefore be worthwhile to consider integrating NEMS
components into conventional Si devices in order to add new
functionality.7,8)
We have proposed a new fast and nonvolatile memory
device9) based on the bistable operation10,11) of a sub-mm-
long NEMS structure, combined with nanocrystalline (nc-)
Si quantum dots.12) A basic concept of nonvolatile memory
based on the mechanical bistability of a micromachined
bridge has been reported.13) Our NEMS memory features a
suspended SiO2 beam formed in the cavity as a ﬂoating gate,
which incorporates nc-Si dots for charge storage (Fig. 1).
Once an electron is stored in such a small Si nanodot,
another electron transfer probability into the dot is strongly
reduced owing to the Coulomb blockade eﬀect even at room
temperature.14) The amount of charge in the beam can
therefore be determined by the number of nc-Si dots. We use
a very high frequency digital plasma process for nc-Si
deposition that facilitates the deposition of nc-Si dots of
8   1nm in diameter.15,16) The density of the 8nm nc-Si dots
is typically about 1011–1012 cm 2 in a monolayer. We can
control the amount of the nc-Si dots precisely by adjusting
the deposition condition. In order to inject electrons into the
nc-Si dots, we apply a high voltage to the gate electrode for
initialization. Then, the electrons are injected into the nc-Si
dots through the sidewalls, or the gate electrode contacts the
ﬂoating gate and the electrons are injected through the SiO2
of the ﬂoating gate. The beam is buckled either upward or
downward, and its both ends are clamped at the cavity
sidewalls. When the gate voltage is applied, the charged
beam moves in the cavity via electrostatic interactions
between the gate electrode and the charge stored in the
beam. A positional displacement of the beam changes the
surface potential of the metal–oxide–semiconductor ﬁeld-
eﬀect transistor (MOSFET) placed underneath and is there-
fore sensed as a shift of its threshold voltage. Write and
erase operations of the NEMS memory are not associated
with charge tunneling via the gate oxide and therefore do
not cause any gate oxide deterioration, which limits the
endurance cycles of a conventional ﬂash memory. On the
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Fig. 1. (Color online) Schematic illustration of a NEMS memory
device featuring a buckled floating gate suspended in the cavity above
the sense MOSFET.
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mechanical fatigue of the beam on the endurance cycle for
our NEMS memory. However, amorphous SiO2 that we use
to fabricate the beam is supposed to be mechanically robust
as demonstrated by a recent experimental study of high-
frequency mechanical vibration characteristics of a SiO2
wire.17)
In a past experiment18) we fabricated a 3-mm-long free-
standing SiO2 single beam using a Si undercut etching
technique. The mechanical bistability of the beam was
successfully demonstrated using the nanoindentor loading
system.19) We also performed a mechanical simulation of
the three-dimensional ﬁnite element method (FEM) and
obtained the mechanical properties of the ﬂoating gate for
switching operations.20) However, in an actual switching
operation of NEMS memory, the ﬂoating gate switches by
applying the gate voltage. In this study, therefore, we
conduct a three-dimensional ﬁnite element analysis by
combining mechanical and electrostatic simulations, and
investigate the switching operation via an electric ﬁeld
applied across the beam. We also show the readout proper-
ties of the NEMS memory by electromechanical simulation
combined with drift-diﬀusion analysis.
2. Switching Operation via Electrostatic
Interaction
In order to observe the switching phenomenon of the ﬂoating
gate by applying electrostatic force, we should consider the
deformation of structures and the electrostatic potential
distribution. Therefore, we solved Navier’s equation and
Poisson’s equation simultaneously. We used the ﬁnite
element method simulator COMSOL Multiphysics21) to
solve these two equations. Figure 2 shows the three-dimen-
sional structure used for the present simulation. Sidewalls
and the ﬂoating gate are formed using silicon dioxide. For
simplicity, we ignored the eﬀects of Si nanodots on the beam
mechanical property. The electrode was assumed to be
chromium. Young’s modulus values and Poisson’s ratios are
70GPa and 0.17 for SiO2, and 140GPa and 0.21 for Cr,
respectively. The dielectric constants are 4.2 and 11.9 for
SiO2 and Si, respectively. In the mechanical simulation, the
bottom of the sidewalls was assumed to be physically ﬁxed.
The internal compressive stress was introduced into the
ﬂoating gate to take account of the residual stress caused
during the thermal oxidization process. We were not able to
measure the residual stress of our ﬂoating gate. However, we
observed the buckling of the ﬂoating gate by SEM measure-
ment. We compared the measurement result with the
simulation result of the buckling, and we used a compressive
stress of 670MPa as the internal stress. In the electrical
simulation, the bottom of the sidewalls was grounded
electrically. On the silicon substrate surface, the surface
potential  S and the surface charge QS satisfy the following
equation,
QS ¼ 
ﬃﬃﬃ
2
p
kT
qLD
F  S;
np0
pp0
  
ð S > 0 !  ;  S < 0 !þ Þ ;
ð1Þ
where LD is the Debye length, and np0 and pp0 are the
electron and hole densities in the p-type substrate, respec-
tively.22) For simplicity, we assumed that the ﬂoating gate
sandwiched a charge sheet instead of nc-Si dot layer as
stored charges. The electrostatic force Fes applied to the
upper and bottom surfaces of the ﬂoating gate as well as the
SiO2/charge-sheet interfaces is expressed by the equation
below.23)
Fes ¼
ZZ
S
T   ndS Tij ¼ 
1
2
ðE   DÞ ij þ EiDj
ði; j ¼ x;y;zÞ: ð2Þ
E, D, and n represent the electric ﬁeld, electric displacement,
and normal vector, respectively. Under these conditions, we
monitored the vertical shift of the beam center relative to its
ﬂat position Z by sweeping gate voltage and calculated the
beam displacement–gate voltage Z-Vg characteristic. The
obtained results are shown using a broken line with solid
circles in Fig. 3(a). The ﬁgure shows that the ﬂoating gate
has two stable states, which are upward- and downward-bent
states at zero bias, and the ﬂoating gate can be switched
between the two states by applying gate voltage. A switching
voltage of approximately  13V was found for the down-
ward- to upward-bent state switching, and that of approx-
imately 38V for the reverse switching.
In our past analysis,20) we found that the mechanical
switching force was proportional to the cube of zero-bias
displacement, which is the beam displacement without
any applied force or ﬁeld. Smaller zero-bias displacements
should therefore lower switching voltage. We calculated the
relationship between beam displacement and gate voltage
at various initial zero-bias displacements. In order to vary
zero-bias displacement, we changed the internal stress of
the ﬂoating gate to 670, 650, and 645MPa. Zero-bias
displacement decreases with decreasing stress. In the actual
fabrication process, we can control the stress by changing
the oxidation and annealing conditions of the thermally
oxidized SiO2 ﬁlm. As a result, switching voltage decreases
with decreasing zero-bias displacement [Fig. 3(a)]. How-
ever, the hysteresis loops also shrink, and the downward
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Fig. 2. (Color online) Structure and structural parameters used for simulation.
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of a zero-bias displacement of about 15nm, as shown by
a broken line with solid squares. Switching voltage cannot
therefore be reduced to less than 20V by simply decreasing
zero-bias displacement.
In order to reduce switching voltage further, we need to
shift and/or expand the entire hysteresis curve in the
direction of negative gate voltage. We analyzed the physical
mechanism behind the asymmetric hysteresis loop in terms
of the deformation of the sidewalls and structural asymme-
try. In the present structure, both ends of the ﬂoating gate are
clamped at the sidewalls with ﬁnite elasticity and therefore
not ﬁxed completely. Thus, the elastic potential energy of
the ﬂoating gate is aﬀected by the surrounding cavity
structure. The cavity structure is obviously symmetric in the
horizontal direction, but not in the vertical direction. The
asymmetry of the hysteresis loop largely depends on the
mechanical symmetry of the cavity structure as well as the
details of clamping conditions on the ﬂoating gate. There-
fore, the elastic potential curve does not show symmetric
double minima for the upward- and downward-bent states
[Fig. 3(b)]. To investigate this issue, we studied the eﬀects
of the beam ﬁxing conditions by changing the surrounding
structures. Figure 4(a) show three structures used for the
analysis. The top structure is the one used for the above
simulation (Original). The entire beam cavity structure is
physically ﬁxed only at the interface between the bottom
planes of the sidewalls and the substrate. In contrast, the
middle structure shown in Fig. 4(a) is covered with a rigid
surrounding structure, and all the bottom, side and top planes
of the cavity are ﬁxed physically (Model I). For comparison,
we also introduce a structure shown at the bottom of
Fig. 4(a) where the sidewalls of the cavity are completely
solid and the both ends of the beam are ﬁxed (Model II).
This is an unrealistic assumption, but Model II is useful to
discriminate the eﬀects of the deformation of the sidewalls
and to clarify the intrinsic mechanical properties of the
ﬂoating gate. The beam displacement–gate voltage charac-
teristics obtained for the three structures are shown in
Fig. 4(b). The internal stress is 670MPa. For Model II, the
hysteresis loop is found to be nearly symmetric with respect
to the zero-bias axis although the switching voltages are
extremely high. This proves that the deformation of the
sidewalls and the gate is the major origin of the asymmetry
of the hysteresis loop. Comparing Original with Model I, the
hysteresis loop expanded to the left, and the symmetry is
improved greatly by ﬁxing the outer planes of the cavity. We
therefore employ this structure for the following analysis.
Next, we study the eﬀects of the clamping point of the
ﬂoating gate in the cavity in order to improve the hysteresis
symmetry further. Varying the beam clamping point relative
to the MOSFET surface may induce changes not only in
mechanical symmetry but also in electrostatic potential
symmetry. In Fig. 5(a), the upper and lower air gaps of
Original are both 40nm. Model U has a higher clamping
point, and the upper and lower air gaps are 30 and 50nm,
respectively. Model L has a lower clamping point, and the
(a) 
-20 0 20 40
-20
-10
0
10
20
Gate voltage Vg [V]
B
e
a
m
 
d
i
s
p
l
a
c
e
m
e
n
t
 
Z
 
[
n
m
]
Switching
Switching
(b) 
0 Displacement
E
l
a
s
t
i
c
 
p
o
t
e
n
t
i
a
l
 Symmetric
 Asymmetric
Upward
bent
Downward
bent 
Fig. 3. (Color online) (a) Beam displacement–gate voltage relation-
ship at various initial zero-bias displacements (20.6, 18, and 15nm).
(b) Elastic potential shape for symmetric and asymmetric structures.
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Fig. 4. (Color online) (a) Surrounding conditions and fixed bounda-
ries. (b) Beam displacement–gate voltage relationship for three
structures that have different fixing conditions.
Jpn. J. Appl. Phys. 48 (2009) 114502 T. Nagami et al.
114502-3 # 2009 The Japan Society of Applied Physicsupper and lower air gaps are 50 and 30nm, respectively. The
total cavity height between substrate and the top gate is kept
constant. The internal stress is 670MPa. The results in
Fig. 5(b) show that the hysteresis loop can be shifted to the
left by moving up the clamping point in the cavity. As we
discussed above, we adopted the mechanical boundary
condition that ﬁxes the top outer surface of the gate
electrode and the surface of the silicon substrate physically.
Therefore, our cavity structure, in principle, holds the
mechanical mirror symmetry in the vertical direction around
the midpoint of cavity height. Since the gate electrode has a
ﬁnite thickness, however, the mechanical mirror symmetry
plane locates not just right at the midpoint of the cavity air
gap but slightly above it. This is presumably the reason why
Model U results in a highly symmetric hysteresis among
the three structures. Therefore, we choose it as the best
optimized ﬂoating gate structure.
Using the optimized structure, we then calculated the gate
voltage-beam displacement characteristics again at various
zero-bias displacements, as shown in Fig. 6(a). The internal
stresses are 670, 650, 630, and 620MPa, for zero-bias
displacements of 20.8, 17.8, 14.3, and 12.1nm, respectively.
The optimized structure enables us to decrease the zero-bias
displacement to a much smaller value than that used for the
original structure without losing the zero bias bistability. The
switching voltage was found to be reduced to less than 10V.
There is an obvious tradeoﬀ between the reduction in
switching voltage and the increase in the ON/OFF ratio of
MOSFET current. An excessive decrease in the initial zero-
bias displacements therefore may degrade the readout
capability. However, we conﬁrmed that the substrate surface
potential distribution shows an obvious change for the
bistable ﬂoating gate states at zero bias for the smallest zero-
bias displacement, as shown in Fig. 6(b). The simulation
results show the surface potential changes of between 0.2
and 0.6V around the center of the ﬂoating gate, which is
suﬃcient to induce a current change in the MOSFET, as
shown in the next section.
3. Electrical Readout Property Analysis
In order to investigate the electrical readout properties of our
NEMS memory, we ﬁnally conducted hybrid simulation by
solving the semiconductor carrier transport equations as well
as the electromechanical equations above. In the present
simulation, three-dimensional Navier’s equation, Poisson’s
equation, and carrier continuity equation were solved
simultaneously. Figure 7(a) shows the simulated structure
of the NEMS memory cell; the optimized ﬂoating gate in the
cavity structure is integrated into the MOSFET. The
substrate region is p-type silicon with an impurity density
of 5   1015 cm 3, and the source and the drain region are
n-type silicon with an impurity density of 5   1017 cm 3.
The electron and hole mobilities have low impurity
concentrations of 1000 and 400cm2/(V s), respectively.
The source, drain, and substrate voltages were kept constant
to be 1, 0, and 0V, respectively. We conducted a steady-
state analysis and monitored beam displacement and drain
current with gate voltage sweeping. As shown in Fig. 7(b),
the drain current–gate voltage characteristic showed a
hysteresis associated with the bistable states of the ﬂoating
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Fig. 5. (Color online) Beam displacement–gate voltage relation-
ships for various positions of attachment of the floating gate.
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were found to be approximately 1.6V and 3   104 at Vg ¼
0V, respectively. These results demonstrate that the bistable
states of our NEMS memory can indeed be read via drain
current. Further improvement of ON/OFF current ratio is
certainly needed to make our NEMS memory competitive
with other emerging nonvolatile memories, but there still
remains much room for optimizing device parameters such
as zero-bias displacement, air gaps, and impurity density.
The density of nc-Si dots can still be increased to about
twice that of the structure used in this study. We expect
that the higher density of the stored charge improves the
threshold voltage shift and the ON/OFF current ratio
increases to about 105–106.
4. Conclusions
The static switching properties and readout characteristics of
the NEMS memory were investigated by three-dimensional
hybrid FEM simulation in which structural analysis, electro-
static analysis, and carrier transport analysis were performed
simultaneously. We showed that the memory states could
be switched by applying gate voltage and that switching
voltage was reduced by decreasing zero-bias displacement
and improving structural symmetry; the switching voltage
may be reduced to less than 10V by optimizing the overall
structures. While maintaining the switching voltage low,
we demonstrated that the memory states could be detected
via the diﬀerence in drain current with an ON/OFF current
ratio of about 3   104.
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